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Abstract—Graph-specific computing with the support of
dedicated accelerator has greatly boosted the graph processing
in both efficiency and energy. Nevertheless, their data conflict
management is still sequential in essential when some vertex
needs a large number of conflicting updates at the same
time, leading to prohibitive performance degradation. This is
particularly true for processing natural graphs.
In this paper, we have the insight that the atomic operations
for the vertex updating of many graph algorithms (e.g., BFS,
PageRank and WCC) are typically incremental and simplex.
This hence allows us to parallelize the conflicting vertex updates
in an accumulative manner. We architect a novel graph-
specific accelerator that can simultaneously process atomic
vertex updates for massive parallelism on the conflicting data
access while ensuring the correctness. A parallel accumulator
is designed to remove the serialization in atomic protection
for conflicting vertex updates through merging their results
in parallel. Our implementation on Xilinx Virtex UltraScale+
XCVU9P with a wide variety of typical graph algorithms
shows that our accelerator achieves an average throughput
by 2.36 GTEPS as well as up to 3.14x performance speedup in
comparison with state-of-the-art ForeGraph (with single-chip
version).
I. INTRODUCTION
Graph processing plays an important role in many real-
world applications, e.g., ranking the web sites [1], analysing
the social networks [2], and streaming applications [3].
Therefore, a large number of research efforts have been
made to build the dedicated hardware that can execute graph
applications with more efficiency than what the general-
purpose processors and systems can provide [4]–[7].
Despite these efforts, the graph algorithms may still suffer
from a considerable performance impact caused by the
atomic protections. During the graph iteration, each vertex
sends its value to all associated vertices. Therefore, it is
common that many vertices may read/write the same vertex
simultaneously, needing a significant number of atomic
protections in existing graph accelerators for preserving the
correctness. This performance overhead arising from the
atomic operations can be as much as nearly half of total
graph execution, as demonstrated in previous work [8], [9]
and also witnessed in our motivating study in Section 2.
Much effort has been put into reducing the atomic over-
head. By offloading the atomic operations to specialized
memory (e.g., hybrid memory cubes [8], [10]), data access
overhead can be reduced. Speculative lock elision can expose
the fine-grained parallelism due to inappropriate atomic
protection [11]. Recent studies also attempt to reduce the
number of atomic operations by a series of sophisticated
preprocessing, e.g., graph partition [7] and dynamic schedul-
ing [6]. Unlike these previous work that concentrates on
optimizing the individual atomic overhead, this work focuses
on the totally-sequential performance impact between atomic
operations, which is under-studied in graph processing.
Interestingly, graph processing for many graph algorithms
(e.g., BFS, PageRank and WCC) shows a significant, com-
mon feature for their atomic operations: 1) incremental–the
atomic operations follow the commutative and associative
law, 2) simplex–all atomic operations are similar. Instead of
enforcing sequential execution of conflicting operations as
traditional designs, this unique observation in graph process-
ing enables to parallelize massive conflicting vertex updates
in an accumulative manner in the sense of simultaneously
processing multiple operations and merging the results in
parallel. In this paper, we are addressing how we can design
such an efficient accumulator for parallelizing the conflicting
data accesses for vertex updating in graph processing.
We propose a novel accelerator that can simultaneously
process multiple atomic operations for parallelizing the ver-
tex updates with a data conflict while ensuring the correct-
ness. Considering that the real-world graphs generally follow
the power-law distribution [12], a specialized accumulator is
designed to distinguish the processing of low-degree and
high-degree vertices. Internally, it executes multiple low-
degree vertices in parallel for efficient edge-level parallelism
and limits the vertex parallelism for the high-degree vertices
to avoid frequent synchronization. To keep the architecture
balanced, our accelerator is built with a high-throughput
on-chip memory to provide efficient vertex access for the
accumulator. The memory evenly distributes the requests
based on a rearranging mechanism and process them in an
out-of-order manner to ensure an efficient throughput.
The contributions of this work are summarized as follows:
• We study a wide range of graph workloads and perform
a detailed analysis on their atomic operations. We
demonstrate that their distinct characteristics enable the
parallel execution for conflicting vertex updates.
• We propose a graph-specific accelerator which supports
Input: Graph G = (V ,E), root vertex r
Output: Distance of each v ∈ V , dis[v]
1 Q ← r ;
2 dis[r ] = 0;
3 while Q is not empty do
4 for v ∈ Q do /* Dequeue */
5 for u ∈ {k |(v,k) ∈ E} do
6 if dis[u] = ∞ then
/* Read Neighbor */
/* Read Vertex */
7 dis[u] ← dis[v] + 1; /* Update Vertex */
8 Q ′ ← Q ′ ∪ u; /* Enqueue */
9 end
10 end
11 end
12 Q ← Q ′;
13 end
(a) Pseudocode of BFS
Notification
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(b) Execution flow of BFS
Figure 1: BFS pseudocode and its execution flow
parallel execution of atomic operations. A parallel
accumulator is designed to guarantee efficient process
of vertices with different degrees. A high-throughput
on-chip memory is also provided for the efficient use.
• We compare our accelerator with the state-of-art Fore-
Graph. Experimental results with three graph algo-
rithms on six real-world graphs show that our acceler-
ator provides 2.36 GTEPS on average, outperforming
ForeGraph by up to 3.14x speedup.
The rest of this paper is organized as follows. In Section
2, we introduce the background of graph processing and
provide our motivations and challenges in detail. Section 3
and Section 4 propose our parallel accumulator designs and
optimizations in memory subsystem. The evaluation results
are presented in Section 5. We survey related work in Section
6 and conclude the paper in Section 7.
II. BACKGROUND AND MOTIVATION
This section first reviews the vertex updating mechanism
of existing graph accelerators for the conflicting data ac-
cesses. We next discuss its potential deficiency for graph
processing through a motivating study, finally presenting our
approach.
A. Modern Graph Accelerator and Its Data Conflict Man-
agement
Graph accelerator is a customized hardware that is spe-
cially designed for iterating the computation on graphs. In
graph representation, each entity is traditionally defined as
vertex, and its connection is defined as edge. The degree of a
vertex denotes the number of connections it has. The degree
distribution is the probability distribution of all degrees.
In existing graph accelerators with shared memory archi-
tecture, all vertices in the graph are shared and also able
to be accessed by multiple pipelines. As a result, there is
a high coverage of data contentions for graph processing,
particularly those vertices associated with a large number
of edges. For ensuring the correctness of vertex updating,
existing researches often seek to use atomic structures (e.g.,
content addressable memory [5], [6], [13]), which tend to
atomically protect the update of each vertex if a conflicting
data access to this vertex has been detected at runtime.
A typical procedure of data conflict management used
in many graph accelerators [5], [6] is as follows. Multiple
edges of the given vertices will be fetched and sent to the
accelerator in each cycle. When receiving these edges, the
accelerator will check the pipeline states at first. If an edge
is connected with a vertex which is executing in the pipeline,
its process would be stalled until the prior one finishes
execution. In this way, the same vertex cannot appear in
more than one of the pipeline stages for vertex execution at
the same time, thus ensuring atomicity.
B. Inefficiency in Graph Processing
Graph often exhibits the complex connections where any
vertex may be shared among different vertices. This is
particularly true and serious for nature graph that follows the
power-law degree distribution, where most vertices have low
degree while a few have extremely large degree [12]. Thus,
there may involve a high risk that a large number of low-
degree vertices simultaneously access the same high-degree
vertex, leading to serious data contention. Unfortunately,
modern graph accelerators (e.g., ForeGraph [7] and Graphi-
cionado [5]) fall short in handling these highly-frequent data
conflicts in graph processing due to its serial semantics with
atomic protection for vertex updates.
Atomic Protection Analysis Figure 1(a) illustrates the
pseudo-code of Breadth-First-Search (BFS). It starts from a
root vertex r and iteratively traverses the graph to calculate
the shortest distance from the root vertex to other vertices.
During the traversal, each vertex v in the scheduling list
will receive values dis[u] from its neighboring vertices and
update its own data based on these values (Line 7). In the
end of the traversal, a new vector Q′ is generated and used
as the scheduling list of the next iteration.
Because of the atomic protection, these received data
from neighboring vertices has to be updated one-by-one
in each cycle for preserving the correctness of final result.
Figure 1(b) shows the execution flow of BFS with atomic
protection. Each scheduled vertex will access data from
itself and one of its neighbors, and write back the updated
data after finishing processing. The data of other neighbors
is cached and will not be released to the pipeline before
receiving the completion of prior process. In other word,
the process inside each vertex is enforced to be sequential
for reducing data contention at the cost of performance.
Experimental Demonstration We further make a set of
experiments to investigate how much performance impact
may be incurred by atomic protection in graph processing.
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Figure 2: Normalized performance overhead caused by se-
quential atomic operations
We use a cycle-accurate simulation to perform the vertex
iteration with a parallel update for a maximal set of 16
edges1. Figure 2 depicts the comparative results. It is ob-
served that the pure atomic protection leads to a significant
performance degradation for all real-world graphs, with 45%
extra memory overheads on average in contrast to 16-edge
parallel vertex update. This is particularly true and serious
for those graphs that have the greater average degree (e.g.,
Orkut).
Remark There are also a number of potential solutions
that can be used for reducing the performance impact
arising from atomic operations. ForeGraph [7] proposes a
shuffling mechanism to rearrange the edges with potential
data conflicts. [6] excessively schedules destination vertices
and sends part of them to the processing unit based on a
credit based mechanism. Similarly, the basic idea of the
above mechanism is to avoid simultaneously scheduling
edges with the same destination vertex. While they can
reduce the pipeline stalls caused by atomic protection, they
still have sequential process of different edges for the same
destination vertex.
Some work [8], [14] uses novel processing-in-memory
(PIM) technology [15] to offload the atomic operations to
specialized memory region, which reduces the processing
time of atomic operations. However, it needs to incorporate
with specialized memory architecture and also increases the
memory requests since all atomic operations needs to be sent
to the memory.
C. Potential of Accumulator
The key insight of this work is that atomic operations
for many graph algorithms can be parallelized in an accu-
mulative manner. Table I illustrates the typical operations
that need an atomic protection for seven popular graph
algorithms. We can observe that these atomic operations as
a whole have two aspects of significant properties.
1The simulation is conducted with a pipelined architecture that is similar
to ForeGraph [7]. While data width of edges is usually 32-bits in BFS, we
set 16-edge parallelism according to the memory access granularity (512-
bits). Edge shuffling optimization [7] is not covered in our simulation.
Table I: Atomic operation types for the vertex update in
different graph algorithms
Algorithm Operation Type
Breadth-First Search CAS if less
Weakly Connected Components CAS if less
Shortest Path CAS if less
PageRank Atomic add
Triangle Counting Atomic add
Degree Centrality Atomic add
Collaborative Filtering Atomic add
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Figure 3: Architecture of Graph Accelerator. Pi denotes the
ith pipeline stage
Observation 1: The atomic operations on different edges
follow the commutative and associative law.
The commutative law means that the execution sequence
of the operations has no effect on the result. Associativity en-
sures the correctness of merging multiple operations. That is,
any of the operations can be simultaneously merged without
changing the final result. For example, PageRank follows the
atomic-add operations. It updates every vertex by following
Rank(v) = ε +
∑
u∈neighbor(v) Rank(u)/|neighbor(u)|,
where ε is a constant. Actually, no matter how we change
the sequence of these atomic operations or merge successive
atomic operations, the final result can be still consistent.
Observation 2: The atomic operations for updating the
value of conflicting vertex are simple and used repeatedly.
Taking PageRank as the example, we find that all of its
atomic operations use the same atomic-add to sum up their
values to the final result. This similarity allows to use a
unique structure to merge all atomic operations.
These two observations consequently enable us to lever-
age existing well-developed accumulator to parallelize the
vertex update conflicts. Accumulator is a hardware com-
ponent that merges the inputs into a set of results with
specific function. Nevertheless, designing such accumula-
tor for large-scale graph processing remains tremendously
challenging.
First, the real-world graph topology is often sparse with a
low averaged degree. Although traditional accumulator de-
signs [16]–[18] can provide desirable throughput, they often
establish a fixed mapping relationship between the inputs
and the results. The reality is that the degree of vertices is
dynamically changing during the iteration. The accumulator
may get incorrect results when simultaneously processing
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multiple vertices. Therefore, the traditional accumulator can
only accumulate the atomic operations of the single low-
degree vertex at the same time, leading to extremely low
parallelism for graph processing. There remains a signifi-
cant gap in applying the accumulation ideology into graph
processing without losing a wealth of edge-level parallelism.
Second, natural graphs often follow a power-law dis-
tribution. When processing the low-degree vertex, the ac-
cumulator is expected to simultaneously process multiple
vertices. However, for the high-degree vertices with a large
number of edges that can be easily more than millions
(e.g., twitter), an accumulator with limited width is
extremely difficult to handle so many edges simultaneously.
If multiple vertices are simultaneously processed in this case,
the accumulator will be invoked several times at the cost of
increased synchronization overheads. Moreover, it may lead
to massive random edge accesses since the edges of these
vertices are more likely to be non-sequential. Therefore,
there still lacks an effective technique that can improve
the synchronization overheads and random accesses for an
efficient accumulation.
Third, it is also extremely difficult to predict the non-
sequential neighboring vertices of each vertex in real-world
graphs. A large number of random accesses have be incurred
before invoking the accumulator. Although the accumulator
can largely reduce the atomic overheads and provide desir-
able execution performance, the vertex access remains to be
a potential bottleneck and significantly limits the throughput.
D. Architectural Overview
Figure 3 shows an overview of our accelerator, which is
designed in pipeline with six stages in total. These stages
basically serve as two major objectives as follows:
How to Design an Efficient Accumulator (Section 3):
As explained in the challenge discussions, the accumulator
generally suffers from the sparse topology and power-law
degree distribution in real-world graphs. To achieve desir-
able performance, the accumulator is expected to efficiently
process both of the low-degree and high-degree vertices.
When processing the low-degree vertex, the accumulator
is expected to simultaneously process multiple vertices for
efficient parallelism. Since the vertex degrees are mutable
during the process, the accumulator should establish a dy-
namic relationship between the input vertices and the final
results to ensure the correctness.
When processing the high-degree vertex, the number of
vertices scheduled should be decreased to avoid random
access. Therefore, the accumulator should be dynamically
aware of the changes in degree and distinguish the process
of different vertices. Furthermore, there is a significant syn-
chronization overhead between the multiple accumulations
of the same high-degree vertex, which requires an efficient
synchronization mechanism.
How to Use Accumulator Efficiently (Section 4): While
the accumulator could provide high execution efficiency, the
on-chip memory is likely to be a potential performance
bottleneck. To keep with the throughput of accumulator,
the on-chip memory is required to be partitioned into in-
dependent parts to process multiple accesses. Furthermore,
considering the randomness in vertex access, the address
values of vertices may follow an unbalanced distribution.
Consequently, multiple requests will be sent to the same
memory part in each cycle, leading to significant throughput
degradation. To ensure a high throughput, a specialized
mechanism is required to dynamically balance the memory
requests for on-chip memory.
III. PARALLEL ACCUMULATOR DESIGN
This section discusses the design guideline for a parallel
accumulation as well as its core components for the effi-
ciency.
A. Design Philosophy
Since accumulator is bounded with fixed width, it gener-
ally needs to consider two situations where skewed graph
vertices with different degrees that can be greater or less
than accumulator width, involving different parallel designs.
1) Accumulation Design for Low-Degree Vertex: As is
known, most of vertices for a natural graph have a very few
degree which can be often no more than the fixed number of
ports for a typical accumulator. It is clear of a necessity to
simultaneously process the update values of multiple low-
degree vertices at a time for high parallelism.
Problem Definition: Assuming N update values, belong-
ing to M vertices, need to be processed at once. This
problem can be described by pj =
∑
1≤i≤N ai · bij , 1 ≤
j ≤ M , where pj denotes the accumulated result of vertex
j. ai denotes the update value i, and b
i
j denotes whether ai
belongs to vertex j. The objective is to get p with minimal
latency.
Considering the locality of graph traversal, this problem
can be further simplified. During traversal, edges of the
same destination vertex are sequentially accessed in common
graph representations, e.g., CSR/CSC [1]. It ensures that
update values of the same destination vertex are sequen-
tially received by the accumulator. Therefore, assuming that
Cj = [c
1
j , c
2
j ] denotes the interval of vertex j’s update values
in all ai, the function of accumulator could be simplified by
pj = f(c
2
j), where
f(i) =
{
f(i− 1) + ai, i /∈ {c
1
1, c
1
2, . . . , c
1
M}
ai, i ∈ {c
1
1, c
1
2, . . . , c
1
M}
(1)
Solution Discussion: A naive method for solving this
problem is to use a Multi-N-Way [19] accumulator, which
reserves a N-Way accumulator with the binary tree archi-
tecture for each vertex. However, its hardware overhead is
unacceptable for graph applications. First, its fanouts are
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too large to implement, which can be up to 8192 when
processing a cacheline-width data for 16 vertices. Second,
its resource utilization is extremely low since only N among
N×M received values are useful for the real accumulation.
In Equation (1), we find that f(i) = f(i − 1) + ai is
a typical prefix-sum problem, which has been extensively
studied in previous work [16], [17], [20]–[22]. Beyond the
prefix-sum problem, a significant problem is that we still
need to consider solving the otherwise case. This needs to
1): dynamically recognize the breakpoints that break the
sequential computation and cancel the related operations,
and (2) select the results in appropriate ports since not all
outputs are required. These are what we have additionally
contributed to cope with.
2) Accumulation Design for High-degree Vertex:
There are also many high-degree vertices that over-fit the
width of an accumulator. Invoking the accumulator multiple
times can be considered a useful approach by dividing these
edges into multiple parts and processing one of them at the
same time, but this costs more overhead.
First, iteratively reading the temporary vertex data and
writing it back after merging with the accumulated result
can lead to an extra synchronization. Second, the graph
edges are sequentially stored with common data structure
(e.g., CSR/CSC or adjacency list), which means that these
edges are distributed to many continuous cachelines. When
multiple vertices are simultaneously processed with a high-
degree vertex, their edges may be located in non-adjacent
cachelines, leading to performance degradation.
We present a potential design with an efficient accumula-
tion for solving these problems.
For the first problem, the update values of the same des-
tination vertex come in sequence. It ensures that the results
of multiple accumulations for the same high-degree vertex
are also continuously generated. Therefore, the write back
of the vertex data can be delayed before the accumulator
sending a different vertex.
For the second problem, the inefficiency mainly comes
from fixed granularity for vertex scheduling. Without con-
sidering the differences in the vertex degree, it schedules
fixed number of vertices and simultaneously accesses their
edges in each cycle. Instead of accessing the edges based on
the scheduled vertices, the viable method is to sequentially
access all edges and dynamically schedule the vertices based
on the accessed edges.
B. Parallel Accumulator Architecture
Figure 4 shows the overview of a parallel accumulator,
consisting of four parts. The source vertex accumulator
simultaneously accumulates update values of different des-
tination vertices. The multiplexer is responsible for dynam-
ically selecting accumulated data from appropriate ports
of the source vertex accumulator. The destination vertex
accumulator receives the selected data and fully accumulates
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Figure 4: Architecture of parallel accumulator
each destination vertex. The degree-aware accumulation
dynamically decides the number of vertices to be scheduled.
Source Vertex Accumulator: The research of prefix-
sum has been extensively studied since 1960s [17], [20]–
[22]. In this work, we choose Ladner-Fischer Adder [17]
as the basis of our accumulator among a large number of
previous efficient accumulators for three reasons as follow.
First, our main objective is to get the accumulated results
in minimal latency, which filters the networks with depth
larger than log(N ). Second, among all networks with min-
imal latency, it has relatively fewer adders, which means
that we could add fewer extra resources for breakpoint
recognition and result selection. Finally, although its fanouts
are relatively larger than others, it does not increase the
length of critical path since its delay and route time is much
smaller comparing to that of on-chip memory access.
Ladner-Fischer Adder opens a great opportunity for our
graph-specific source vertex accumulator. In Ladner-Fischer
Adder’s original design, it establishes a fixed mapping
relationship between the inputs and outputs, which leads
to incorrect results when multiple vertices with mutable
degrees are processed. As a result, we complement a
breakpoint recognizing mechanism. We add a new vector
V = (v1, v2, . . . , vN ) where vi denotes the destination
vertex that ai belongs to. With the vector V , the recognition
conditions could be easily implemented by comparing the
destination vertices of two inputs:
f(i) =
{
f(i− 1) + ai, vi = vi−1
ai, vi 6= vi−1
(2)
We attach each update value with the ID of its destination
vertex in our source vertex accumulator. To further reduce
resource usage, we compress the destination vertex ID by
only using its last logm bits, where m denotes the width
of the accumulator. Based on Formula (2), the adder nodes
(refer to the gray nodes) are modified to compare the IDs of
two inputs at first. If two IDs are the same, the behaviors of
the adder nodes are the same as the original design which
directly accumulates the input values. Otherwise, they will
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Figure 5: Degree aware accumulation
recognize the second destination vertex as breakpoint and
send its update value to the output.
Multiplexer: Once the results are accumulated, the next
is to dynamically select the accumulated results for each
destination vertex from the output ports of source vertex
accumulator. We use a N×M multiplexer to implement such
a logic. Instead of directly comparing the destination vertex
IDs, the multiplexer selects the data based on edge offsets to
simplify the conditional logic. When the edges in pipeline
stage P2 are accessed, each scheduled vertex is attached with
its right edge offset, indicating the last edge connected to
it. Based on this information, the multiplexer is thus able
to naturally select the data for each scheduled destination
vertex in the ports related to its last edge. For example,
if the updated values a1, a2, a3 belong to the vertex, the
multiplexer would select the accumulated data from the third
port of the source vertex accumulator.
Destination Vertex Accumulator: In light of the sequen-
tial arrival of accumulated values, this opens an opportunity
to avoid synchronization on the temporary vertex data by
delaying the write back of the destination vertex data until
the accumulated value of a different vertex is received.
We design a destination vertex accumulator to merge
different accumulated results of the same vertex. The accu-
mulator holds the destination vertex ID and the accumulated
value in private registers. In each cycle, if the IDs in the
input and register are found to be the same, the accumulator
would accumulate the vertex data in the input and register.
Otherwise, the vertex data in the register will be written
back and replaced by the input data. Furthermore, since
the source vertex accumulator may simultaneously process
multiple destination vertices, we replicate the destination
vertex accumulators and use a crossbar switch to connect
them with multiplexer. The crossbar switch routes the vertex
data based on the destination vertex. That is, the last log(m)
bits in its ID are used for m replications.
Degree Aware Accumulation: Figure 5 shows the
specific design of degree aware accumulation. The basic
idea is to sequentially access all edges and dynamically
schedule vertices based on the runtime information of their
edge offsets (e.g., edge ID table in CSR/CSC [5] which
denotes the location for the edges of each vertex). To make
sure that multiple vertices could be accessed in each cycle,
we replicate vertex units in stage P1 and P2. Furthermore,
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a special matching mechanism is implemented in the vertex
units of stage P2 to dynamically decide the vertices to be
scheduled.
More specifically, we use a specialized generator to au-
tomatically generate memory address to sequentially access
all edges. In each cycle, every vertex unit stores received
edge offsets, and compares generated memory address with
the top data in its FIFO. If the memory address is within the
range of two edge offsets, the top vertex would be scheduled
and sent to the next stage. Moreover, if the memory address
is equal to the right edge offset, which means all edges of
the vertex have been read, the top vertex in the FIFO would
be removed. In this way, the number of scheduled vertex
is ensured to be the same with that of vertex contained in
requested cacheline. Furthermore, the edge units could be
shared among all vertex units to improve resource utilization.
IV. OPTIMIZATIONS FOR EFFICIENT USE
In this section, we present several optimizations that
are the key for using the proposed parallel accumulator
efficiently.
A. Source Vertex Access Parallelization
While the above accumulator can provide reasonable
execution efficiency, the memory access is likely to be a
potential performance bottleneck. In practice, the neighbors
of every vertex are discontinuous, leading to significant
randomness in vertex access. Consequently, the vertex data
is typically stored in on-chip memory (e.g., BRAM in
FPGA) [4], [6], [7] to improve memory performance.
Despite that it could efficiently reduce the latency of
vertex access, the throughput of on-chip memory is hard
to keep with that of accumulator. For example, assuming
that the accumulator runs at 250MHz with a DDR4-2400
memory. In each cycle, the accelerator would receive 16
32-bits edges and generate memory requests based on their
source vertices, which means the on-chip memory need to
simultaneously process 16 random read requests. Neverthe-
less, the standard RAM module could only process one read
and write request in each cycle. Considering the limitation of
capacity and frequency for on-chip memory in typical FPGA
6
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chips, memory partitioning [23], [24] is the most practical
method to implement such multi-ported memory.
Typical memory partitioning mechanisms divide the mem-
ory into n independent parts and shuffle the requests to
achieve a maximal throughput of n. Nevertheless, due to the
randomness in vertex access, we find a significant number of
requests are shuffled to the same memory partition in each
cycle, which means that the memory needs more than one
cycle to process these requests. As shown in Figure 6, the
unbalanced shuffling increases up to 70% cycles, even if we
partition the memory into 128 parts.
Optimizations: Through analysing the graph data, we
find that such inefficiency is caused by the unbalanced edge
values: 1) the edge values are not evenly distributed when
accessing in the cacheline-width granularity, 2) the edge
values themselves are unbalanced when processing in the
single-vertex granularity.
Algorithm 1 represents the pseudocode of our mechanism
for solving the first problem. The basic idea is to rearrange
the edges of each vertex to ensure that the address values
are relatively balanced in cacheline-width granularity before
processing the graph. Assuming that the memory is parti-
tioned to 16 dependent parts, we would also maintain 16
queues for each vertex to store the edges based on the con-
nected vertex’s ID. During rearranging, we would iteratively
select edges from each queue in sequence for every vertex.
The overhead of rearrangement is about O(—E—), which
is the same as that of compressing algorithms commonly
used in graph processing (e.g., CSR/CSC). With the mech-
anism, the address values could be evenly rearranged, thus
improving the memory performance.
For the second problem, we find that even though address
values of single vertex are unbalanced, those of the whole
graph are relatively balanced. Therefore, we try to change
processing granularity to deal with such imbalance. More
specifically, we allow the on-chip memory to process the
requests in an unblocking (out-of-order) manner. Through
unblocked process, the idle memory ports could be utilized
by the latter requests, thus improving memory efficiency.
Figure 7 shows the work flow of our mechanism. In each
cycle, stage P3 receives N edges from memory, and shuffles
them to different request FIFOs based on their values. The
Algorithm 1: Pseudocode of the rearranging mechanism
Input: Graph G = (V,E), partition number P
Output: Rearranged edge list NewEdge
1 for v ∈ G do
2 for u ∈ {k|(k, v) ∈ E} do
3 Edge(v,u MOD P ).push(u);
4 end
5 N(v)← |{k|(k, v) ∈ E}|;
6 end
7 for v ∈ G do
8 i← 0;
9 while N(v) > 0 do
10 NewEdge(v).push(Edge(v, i).pop());
11 i← (i+ 1) MOD P ;
12 end
13 end
FIFOs cache these edges and send the requests generated by
the top ones to the on-chip memory. To avoid the unblocked
requests breaking sequentiality of edge access and further
leading to incorrect results, a reorder stage is involved
after accessing the source vertex data. The reorder stage
caches the accessed vertex data, reorders them to match the
sequence of original requests, and sends reordered data to
stage P4. To implement such reordering logic, each memory
request would be attached with a token based on the last
log(m) of original edge memory address, where m denoted
the size of buffer in reorder stage. All accessed data with the
same token would be stored in the same location in reorder
stage. Once the top data finishes reordering, i.e., all data of
the first request has been received, it would be sent to the
next stage.
B. Source-Based Graph Partition
While storing vertex data in on-chip memory could avoid
costly random access in main memory, it might require a
large number of resources that exceed the capacity of the
chip. Assuming the 4-byte width of vertex data and 8 M
vertices, the on-chip memory is desired to be larger than
32 MB, which is unpractical for most of FPGAs. To enable
process of large-scale graphs without losing the benefit of
on-chip memory usage, we partition the graph into several
parts and process a single part at a time.
To ensure that all vertex data needed to be processed
in each graph parts could be held in on-chip memory, we
use a source-based partition mechanism [12]. The partition
mechanism works as follows. Firstly, the vertices of the input
graph are divided intoK parts based on their vertex IDs. The
value ofK depends on the number of vertex and the capacity
of on-chip memory. For each part, the out-edges of each
vertex are also included. After the input graph is partitioned,
our accelerator sequentially processes each graph part in
each iteration. Since every edge would be partitioned to the
graph part which includes its destination vertex, no edges
need to be processed twice. The graph partition does incur
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some extra memory overhead, since the same destination
vertex data might be read and written more than once. More
specific impacts would be discussed in Section 5.4.
V. EVALUATION
This section evaluates the effectiveness and efficiency of
our graph accelerator on a wide variety of graph algorithms
with real-world graph datasets.
A. Experimental Settings
Evaluation Tools: We implement our accelerator on
Xilinx Virtex Ultrascale+ XCVU9P-FLGA2104 FPGA with
-2L speed grade. The target FPGA chip provides 1.18 M
LUTs, 2.36 M registers, and 9.49 MB on-chip BRAM
resources. We verify the correctness and get the clock rate as
well as resource utilization using Xilinx Vivado 2017.1. All
these results have passed post-place-and-route simulations.
Our target off-chip memory is Micron 4GB DDR4 SDRAM
(MT40A256M16GE-083E). We use DRAMSim2 [25] to
simulate the cycle-accurate behavior of the off-chip access.
The memory has a running frequency of 1.2 GHz and a peak
bandwidth of 19.2 GB/s.
Table II: Graph datasets
Names # Vertices # Edges Description
Slashdot 0.08 M 0.95 M Link Graph
DBLP 0.32 M 1.05 M Collaboration Graph
Youtube 1.13 M 2.99 M Social Network
Wiki 2.39 M 5.02 M Website Graph
LiveJournal 4.85 M 69.0 M Follower Graph
Orkut 3.07 M 117 M Social Network
Graph Algorithms: We implement three well-known
graph algorithms on our accelerator, covering both CAS-if
and atomic-add operation types in Table I. leftmargin=*
• Breadth First Search (BFS) is a basic traversal algo-
rithm utilized by many graph algorithms. It iteratively
traverses the input graph and calculates the distance of
shortest path from root to every vertex.
• PageRank (PR) is an important graph algorithm used
to rank web pages according to their importance. It up-
dates every vertex based on the formulaRank(v) = ε+∑
u∈in−neighbor(v) Rank(u)/|out − neighbor(u)| in
each iteration, where ε is a constant.
• Weakly Connected Components (WCC) is an algorithm
that checks the connectivity between two vertices in a
graph. During the traverse, every vertex would receive
the labels from all neighbors and update itself with the
minimal one.
Graph Datasets: The graph datasets for the experiments
are summarized in Table II. All these graphs are real graph
data sets collected from SNAP [26] and TAMU [27]. In
our implementation, each undirected edge is treated as
two directed edges between source vertex and destination
vertex by being processed twice. Therefore, the number of
edges for undirected graphs (DBLP, Youtube, and Orkut) is
considered double in our evaluation.
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Figure 8: Our accelerator normalized to the ForeGraph
performance. YT denotes graph Youtube, Wk denotes graph
Wiki, and LJ denotes graph LiveJournal. AVG presents the
average speedup of all tested graphs
B. Overall Performance
Resource utilization: Table III shows the resource
utilization and clock rate of the FPGA design with 8 vertex
pipelines and 16 edge pipelines, which maximizes through-
put given the peak DRAM bandwidth. First of all, because
of the shared edge pipeline design described in Section
3.2, the number of resources required is reduced. Therefore,
the logic resource (LUT and register) consumption of our
accelerator is relatively low. Secondly, we implement the
on-chip memory with BRAM resources to maintain vertex
data. Similar to prior work [7], we use 1 byte integer to
represent the depth value in BFS, single-precision floating
point (4 bytes) in PR, and 4 bytes integer in WCC. In this
way, the maximal memory requirement is 1 × 4.85 = 4.85
MB for 1 byte data and 4 × 4.85 = 19.4 MB for 4 bytes
data. Therefore, we hold all vertex data when running BFS
and about 1.7 M vertex data for other algorithms, which
consumes 57.9% and 69.9% of available BRAM resources,
respectively. The UltraRAM resources are not used in our
implementation.
Table III: Resource utilization and clock rate
BFS PR WCC
LUT 7.39% 10.1% 8.26%
registers 2.53% 4.47% 3.02%
BRAM 57.9% 69.9% 69.9%
Maximal clock rate 256 MHz 211 MHz 251 MHz
Simulation clock rate 250 MHz 200 MHz 250 MHz
Throughput: Figure 8 shows the normalized performance
comparing to ForeGraph, which is one of the fastest graph
processing accelerator implemented on FPGA, with respect
to throughput. By throughput, we refer to the number
of traversed edges per second (TEPS) [28], which is a
performance metric frequently used in graph processing. As
described above, ForeGraph is a representative accelerator
that sequentially processes different edges of the same
destination vertex to ensure atomicity.
Since ForeGraph has not been open-sourced, we exe-
cute the same graph algorithms (BFS, PR, and WCC) and
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Figure 9: Sensitive study on throughput with different graphs
and average degrees
datasets (youtube, wiki-talk and LiveJournal) used by its
evaluation on our accelerator, and compare the results with
the performance reported in its work (just as previous work
has also done [7], [29]). When running PR and WCC on
Wiki, the BRAM resources available in the FPGA chip used
in ForeGraph is large enough to (up to 16.6 MB) hold all
vertex data on-chip, which is unreliable for that of our FPGA
chip (9.49 MB). Therefore, we compress the vertex data
to 2 bytes when running PR and WCC on Wiki for fair
comparison.
As shown in Figure 8, our accelerator achieves 1.36x ∼
3.14x speedup compared to the ForeGraph. As analysed in
Section 2.2, the speedup mainly comes from the reduced
synchronization overheads by simultaneously processing
atomic operations. Moreover, our accelerator could achieve
better load-balance using degree-aware accumulation by
dynamically deciding the number of vertices scheduled.
For the results of different algorithms, we find that the
speedup of PR is smaller. This is because of the lower clock
rate caused by complex floating units. Since the number
of edge pipelines is fixed in our implementation, the clock
rate directly influences the overall performance. Moreover,
the floating point units significantly increase the length of
pipelines, thus would need more cycles when recovering
from pipeline stalls. Therefore, the algorithms that use
integer values could achieve slightly higher performance.
C. Sensitivity Study
To get a more comprehensive performance result, we
execute all graphs described in Table II on our accelerator.
The structures of these graphs significantly differ from each
other (e.g., number of vertices and edges, average degree),
thus providing an in-depth overview on the performance. As
shown in Figure 9(a), our accelerator achieves 1.4 GTEPS
∼ 3.5 GTEPS over all graph algorithms and datasets.
Among all graph datasets, Wiki’s throughput is particu-
larly low when executing on our accelerator. This is because
Wiki is extremely sparse and makes the accelerator exhibits
unbalance between the vertex and edge pipelines. With low
average, the edges accessed from Wiki in each cycle prefer
to belong to multiple vertices (more than 8). Therefore, the
vertex pipelines might need more than one cycle to process
these edges, leading to lower performance.
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Figure 10: Benefit of parallel accumulation
As shown in Figure 9(b), the performance is almost
linearly increased when the average degree is less than
16. This is because that the percentage of low-degree ver-
tex (≤ 2) decreases. Moreover, the performance improves
slightly when increasing the average degree from 16 to
76. This is because that the memory bandwidth becomes
the potential bottleneck in these cases, since it could only
send a cacheline-width edges in each cycle. In summary, the
performance improves as the average degree increases before
reaching the limitation of maximal memory bandwidth.
Lastly, we find obvious performance degradation for PR
and WCC when average degree is about 14 (LiveJournal).
Moreover, the performance of PR and WCC is significantly
lower than that of BFS when average degree is larger
than 14 (LiveJournal and Orkut). This is because that the
vertices data is too large to be all held in on-chip memory
in these cases. Therefore, the graph partition mechanism
is used when executing PR and WCC on these graphs,
which involves in more vertex access. More detailed analysis
of degree distribution and graph partition is presented in
Section 5.4.
D. Benefit Breakdown
We next break down the respective benefits of our differ-
ent graph accelerator designs as follow:
Benefits from Parallel Accumulation: Figure 10
presents the normalized performance results. The baseline
represents the basic design without any optimizations de-
scribed in Section 3 and 4. It sequentially processes each
edge, and accumulates its values to the final result in each
cycle. CFG 1 represents source vertex accumulation. CFG 2
further uses destination vertex accumulation based on CFG1.
It is shown that CFG1 achieves 1.9x∼ 5.2x speedup com-
pared to the baseline. Note that Wiki is lowest performance
among all graph workloads. This is because that the number
of vertex pipelines to set to one, leading to the fact that
only one vertex can be scheduled in each cycle for CFG 1.
Therefore, the number of edges sent to the accumulator in
each cycle is directly depended on the average degree. In a
word, the graphs with higher degree could experience higher
speedup when using source vertex accumulator.
For CFG 2, destination vertex accumulator achieves about
1.3x speedup in most of graphs, except for Slashdot (2.0x
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Figure 11: Benefit of degree-aware accumulation
speedup). This is because that Slashdot has self-loops, which
means that some edges connect a vertex to itself. When
processing these self-loops, the memory requests of source
and destination vertex would be assigned to the same on-chip
memory partition, leading to increased memory cycles. With
the source vertex accumulator, the request of destination ver-
tex could be avoid, thus improving the overall performance.
Benefits from Degree-aware Accumulation: Secondly,
we explore the impact of degree aware accumulation on
above accumulators. Figure 11(a) presents the results which
assume that on-chip memory could process any 16 memory
requests in each cycle. For the performance, we analyse the
speedup brought by different number of vertex pipelines,
which denotes the maximal parallelism of the accumulation2.
We make the observation that the performance improves
sub-linearly as the number of vertex pipelines increases.
This is because of the power-law degree distribution of
graphs. Assuming that the number of vertex pipelines is
N , our degree aware mechanism could cover the vertices
with degree ≥ 16/N with 16 edge pipelines. As depicted
in Figure 11(b), the percentage of the covered edges for
most graphs increases sub-linearly because that high-degree
vertices have most of the edges. While forWiki, the skewness
of its degree distribution is low, thus leading to an almost
linear increment.
Benefits from Vertex Access Parallelization: Figure 12
explores the impact of different optimization for parallel
accumulations, without ignoring the influence of the on-chip
memory’s throughput. The left most bar in Figure 12 repre-
sents the baseline case where only parallel accumulation is
applied. CFG 3 represents that degree aware accumulation
is involved in with 8 vertex pipelines based on CFG2. CFG
4 shows the effects of rearranging mechanism and CFG 5
shows the effects of reordering discussed in Section 4.1.
The first observation is that the speedup of degree aware
accumulation is decreased to about 1.3x when considering
the influence of on-chip memory’s throughput. Without
any optimizations, there would be a significant amount
of increased memory requests caused by the unbalanced
edge values, thus decreasing the impact of degree aware
2When the number of vertex pipelines is set to N , the mechanism
dynamically schedules 1 ∼ N vertices based on the degree.
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Figure 12: Effect of different optimizations in memory
subsystem discussed in Section 4
accumulation. Another observation is that our rearranging
mechanism could achieve 1.5x speedup and reordering
mechanism could achieve another 1.5x ∼ 2.8x speedup.
With these mechanisms, the increased memory requests
could be reduced to ≤ 10%, which significantly improves
the memory efficiency.
Benefits from Graph Partition: Figure 13 explores
the impact of graph partition described in Section 4.2. The
leftmost bar represents the case where the on-chip memory
size is enough to hold all vertex data, denoted as partition
number = 1. The other bars represent cases where on-chip
memory size is only enough to hold 1/N of the total vertex
data where N represents the number of partitions.
In general, partitioning the graphs into 4 parts would
result in around 40% performance degradation. Among all
workloads, the Wiki experiences the largest performance
degradation which reaches about 61%. This is because that
we would traverse all vertex in each sub-iteration when
processing each graph partition. As the average degree
decreases, the increased vertex access overheads would
account for a significant percentage of total overheads.
Therefore, the performance of graphs with lower average
degree would be more sensitive to the partition number.
VI. RELATED WORK
A wealth of recent studies [30]–[32] indicate that even
with extensive optimizations, graph processing still subjects
to the underlying limitation of general-purpose processors.
A vast body of research efforts have been therefore put into
making the graph-specific architectural innovations to im-
prove the execution efficiency. Graphicionado [5] proposes
a pipelined graph accelerator which efficiently utilizes large
on-chip scratchpad memory. GraphGen and Graphops [4],
[33] propose FPGA-based frameworks which automatically
compile graph algorithms to specialized graph processors.
Compared with these prior researches with strict atomic
protection, we argue that the heavy reliance on atomic
operations leads to significant performance degradation and
propose a novel accelerator to reduce atomic overhead.
There are also a large number of attempts that aim
at reducing the number or the execution time of atomic
operations for graph processing. ForeGraph [7] partitions the
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Figure 13: Effect of graph partition mechanism
input graph in a grid-manner [34] to avoid simultaneously
scheduling edges with the same vertex. [6] proposes a
specialized synchronizing mechanism to avoid scheduling
conflicting edges. Shijie et al [29] use a combing network
to avoid the same vertex being simultaneously scheduled
through filtering the unnecessary edges before processing. In
general, their basic idea is to avoid scheduling the edges with
conflict vertices through preprocessing. Speculative Lock
Elision [35] speculatively remove the lock operations and
enable highly concurrent execution. As a comparison, we
focus on the performance impact between multiple atomic
operations, instead of the performance of atomic operation
itself. We find that these atomic operations could be paral-
lelized according to distinct characteristics in vertex updates
of graph processing. We thus propose an efficient graph-
specific accumulator to exploit the potential benefits of this
insight.
Many other efforts also have been put into improving
the execution time of atomic operations. Tesseract [14]
offloads all graph operations to memory-based accelerator to
ensure atomicity without requiring software synchronization
primitives. There are also some researches [8], [36] enables
offloading operations at instruction-level. They statically or
dynamically detect the atomic instructions during processing
and directly map them into PIM region with minor extension
to the host processors. Compared to these PIM-enabled
graph architecture, our accelerator can achieve efficient man-
agement on shared data conflicts without introducing special
memory components. Moreover, our parallel data conflict
management can be also integrated into PIM-enabled graph
accelerators and help to reduce the memory requests.
VII. CONCLUSION
In this paper, we present a pipelined graph processing
accelerator to enable massive parallelism of vertex up-
dates. Our accelerator provides a parallel accumulator to
simultaneously schedule and process multiple destination
vertices without losing edge-level parallelism. Moreover,
the accumulator is designed to be degree-aware and can
adaptively adjust the vertex parallelism to different kinds
of graphs. We also present vertex access parallelization
and source-based graph partition for better supporting the
efficient use of graph accelerator. Our evaluation on a variety
of graph algorithms shows that our accelerator can achieve
the throughput by 2.36 GTEPS on average, and up to 3.14x
speedup compared to the stat-of-the-art FPGA-based graph
accelerator ForeGraph with its single-chip version.
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